

Design of Universal Shift Register Using Pulse Triggered Flip Flop

Indhumathi.R¹, Arunya.R²

¹Research Scholar (M.Tech), VLSI Design, Department of ECE, Sathyabama University, Chennai

²Assistant Professor, VLSI Design, Department of ECE, Sathyabama University, Chennai

Email- r.indhumathi12@gmail.com

ABSTRACT – Universal shift registers, as all other types of registers, are used in computers as memory elements. Flip-flops are an inherent building block in Universal shift registers design. In order to achieve Universal shift registers, that is both high performances while also being power efficient, careful attention must be paid to the design of flip flops. Several fast low power flip flops, called pulse triggered flip flop (PTFF), design is analyzed and designed the universal shift registers.. The paper presents a modified design for explicit pulse triggered Flip-flop with reduced transistor count for low power and high performance applications. HSPICE simulation results of Shift Register at a frequency of 1GHz indicate improvement in power-delay product with respect to the Existing pulse triggered flip flop configurations using CMOS technology.

Keywords: MOSFET, Pulse triggered flip flop, universal shift registers, low power, delay, power delay product

INTRODUCTION

Flip Flops are the basic storage elements used in all types of digital circuit designs. Conventional master slave flip flops are made up of two stages and are characterized by hard edge property. But pulse triggered flip flops reduce the two stages into one stage and are characterized by soft edge property [10]. Nowadays Pulse triggered flip flops have been considered as an alternative to the conventional master-slave [7]. A pulse triggered flip flop consists of a pulse generator for strobe signal and a latch for data storage. Since the pulses are generated on the transition edges of the clock signals and very narrow pulse width, the latch acts like an edge triggered flip flop [3]. PTFF uses a conventional latch design clocked by a short pulse train and it also acts as a flip flop. Advantages of pulse triggered flip flop are that it is simpler in circuit complexity and leads to higher toggle rate for high speed operations and also allows time borrowing across cycle boundaries. To achieve low power in high speed regions, the different low power techniques are conditional capture, conditional precharge, conditional discharge, conditional data mapping and clocking gating technique [3]

EXISTING PULSE TRIGGERED FLIP FLOP

An explicit type pulse triggered structure and a modified true single phase clock latch based on a signal feed through scheme as shown in Fig 1




Fig 1 Existing pulse triggered flip flop

The key idea was to provide a signal feed through from input source to the internal node of the latch, which would facilitate extra driving to shorten the transition time and enhance both power and speed performance. The design was intelligently achieved by employing a simple pass transistor. However, with the signal feed through scheme, a boost can be obtained from the input source via the pass transistor and the delay can be greatly shortened.[3]

PROPOSED PULSE TRIGGERED FLIP FLOP

The proposed system is designed with signal feed through scheme without feedback circuits that is only capable of designing the sequential circuits that does not have feedback operation as shown in Fig.2. Added to the pass transistor in the existing system, a pMOS transistor is used controlled by clock signal to reduce power




Fig 2 Proposed Pulse Triggered Flip Flop

UNIVERSAL SHIFT REGISTER

A universal shift register is an integrated logic circuit that can transfer data in three different modes designed using pulse triggered flip flop as shown in the Fig 3. Like a parallel register it can load and transmit data in parallel. Like shift registers it can load and transmit data in serial fashions, through left shifts or right shifts. In addition, the universal shift register can combine the capabilities of both parallel and shift registers to accomplish tasks that neither basic type of register can perform on its own.




Fig 3: Universal Shift Register

For instance, on a particular job a universal register can load data in series and then transmit/output data in parallel. Universal shift registers, as all other types of registers, are used in computers as memory elements.[11] Although other types of memory devices are used for the efficient storage of very large volume of data, from a digital system perspective when we say computer memory we mean registers. In fact, all the operations in a digital system are performed on registers. Examples of such operations include multiplication, division, and data transfer. Due to increasing demand of battery operated portable handheld electronic devices like laptops, palmtops and wireless communication systems (personal digital assistants and personal communicators) the focus of the VLSI industry has been shifted towards low power and high performance circuits. Flip-flops and latches are the basic sequential elements used for realizing digital systems like Universal shift Register

PERFORMANCE ANALYSIS

In CMOS design, analysis of the average power, delay and power delay product of the Existing Pulse Triggered Flip Flop based universal shift register using 130nm technology is shown in Table.1.

Table 1 Universal Shift Register Using Existing Pulse Triggered Flip Flop In 130nm Technology

DESIGN	PULSE TRIGGERED FLIP FLOP		
	POWER (μW)	DELAY (ps)	POWER DELAY PRODUCT (fJ)
UNIVERSAL SHIFT REGISTER	684.4	113.70	77.816
		119.38	81.703
		119.09	81.505
		111.75	76.481

In CMOS design, analysis of average power, delay and power delay product of the Existing Pulse Triggered Flip Flop based Universal shift register using 22nm technology is shown in Table 2.

Table 2 Universal Shift Register Using Existing Pulse Triggered Flip Flop In 22nm Technology

DESIGN	PULSE TRIGGERED FLIP FLOP		
	POWER (μW)	DELAY (ps)	POWER DELAY PRODUCT (fJ)
UNIVERSAL SHIFT REGISTER	13.46	14.399	0.1938
		14.825	0.1995
		15.089	0.2030
		13.839	0.1862

In CMOS design, analysis of the average power, delay and power delay product of the existing Pulse Triggered Flip Flop based Universal shift register using 16nm technology is shown in Table 3.

Table 3 Universal Shift Register Using Existing Pulse Triggered Flip Flop In 16nm Technology

DESIGN	PULSE TRIGGERED FLIP FLOP		
	POWER (μW)	DELAY (ps)	POWER DELAY PRODUCT (fJ)
UNIVERSAL SHIFT REGISTER	6.473	10.699	0.0069
		12.012	0.0077
		13.416	0.0086
		12.239	0.0079

CONCLUSION

The pulse triggered flip flop based on signal feed through scheme is used to design universal shift registers. The universal shift registers are designed using existing and proposed pulse triggered flip flop using CMOS design with nanometer Technology to achieve low power, less delay and power delay product

REFERENCES:

- [1] Guang-Ping Xiang, Ji-Zhang Shen, Xue-Xiang Wu and Liang Geng (2013), "Design of a low power Pulse Triggered Flip-Flop with conditional clock techniques", IEEE, pp.122-123.
- [2] Jin-Fa-Lin (2012), "Low power pulse-Triggered Flip Flop design based on a signal feed-through scheme", IEEE Trans. Very Large Scale Integr.(VLSI) Syst, pp.1-3, 2012.
- [3] James Tschanz, Siva Narendra, Zhan Chen, Shekhar Borkar, Manoj Sachdev, Vivek DC, "Comparative delay and energy of single edge triggered & dual edge triggered pulsed flip flops for high performance microprocessors", 2001.
- [4] Jinn-Shyan Wang, Po-Hui Yang (1998), "A pulse triggered TSPC flip flop for high speed low power VLSI design applications", IEEE, pp-II93- II95.
- [5] Jin-Fa Lin, Ming-Hwa Sheu and Peng-Siang Lang (2010), "A low power dual-mode pulse triggered flip-flop using pass transistor logic", IEEE, pp-203-204.
- [6] Kalarikal Absel, Lijo Manuel, and R.K. Kavitha (2001), "Low power dual dynamic mode pulsed hybrid flip-flop featuring efficient embedded logic".
- [7] Logapriya.S.P, Hemalatha.P (2013), "Design and analysis of low power pulse triggered flip flop", International Journal of Scientific and Research Publications, Volume 3, Issue 4, April 2013 pp.1-3.
- [8] Mathan.N, T.Ravi, E.Logashanmugam, (2013), "Design And Analysis Of Low Power Single Edge Triggered D Flip Flop Based Shift Registers" Volume 3, Issue 2.
- [9] Susrutha Babu Sukhavasi, Suparshya Babu Sukhavasi, K.Sindhur, Dr. Habibulla Khan (2013), "Design of low power & energy proficient pulse triggered flip flops", International Journal of Engineering Research and Applications (IJERA), Vol. 3, Issue 4, Jul- Aug 2013, pp-2085-2088.
- [10] Saranya.M, V.Vijayakumar, T.Ravi, V.Kannan, "Design of Low Power Universal Shift Register", International Journal of Engineering Research & Technology (IJERT), Vol. 2 Issue 2, February- 2013.
- [11] T.Ravi, Mathan.N, V.Kannan, "Design and Analysis of Low Power Single Edge Triggered D Flip Flop", International Journal of Advanced Research in Computer Science and Electronics Engineering, Volume 2, Issue 2, February 2013, ISSN: 2277 – 9043, pp 172-175.
- [12] Venkateswarlu. Adidapu, Paritala. Aditya Ratna Chowdary, Kalli. Siva Nagi Reddy (2013), "Pulse Triggered flip-flops power optimization techniques for future deep sub-micron applications", International Journal of Engineering Trends and Technology (IJETT) – Volume 4 Issue 9- September 2013, pp.4261-4264